Increase gpio width to 8
This commit is contained in:
parent
06a623a05a
commit
2b5509009c
@ -30,7 +30,7 @@ class U500ML507DevKitPeripherals extends Config((site, here, up) => {
|
|||||||
case PeripherySPIKey => List(
|
case PeripherySPIKey => List(
|
||||||
SPIParams(rAddress = BigInt(0x64001000L)))
|
SPIParams(rAddress = BigInt(0x64001000L)))
|
||||||
case PeripheryGPIOKey => List(
|
case PeripheryGPIOKey => List(
|
||||||
GPIOParams(address = BigInt(0x64002000L), width = 4))
|
GPIOParams(address = BigInt(0x64002000L), width = 8))
|
||||||
case PeripheryMaskROMKey => List(
|
case PeripheryMaskROMKey => List(
|
||||||
MaskROMParams(address = 0x10000, name = "BootROM"))
|
MaskROMParams(address = 0x10000, name = "BootROM"))
|
||||||
})
|
})
|
||||||
|
@ -60,9 +60,6 @@ class U500ML507DevKitFPGAChip(implicit override val p: Parameters)
|
|||||||
gpio_pins.pins.zipWithIndex.foreach {
|
gpio_pins.pins.zipWithIndex.foreach {
|
||||||
case(pin, idx) => led(idx) := pin.o.oval
|
case(pin, idx) => led(idx) := pin.o.oval
|
||||||
}
|
}
|
||||||
|
|
||||||
// tie to zero
|
|
||||||
for( idx <- 7 to 4 ) { led(idx) := false.B }
|
|
||||||
}
|
}
|
||||||
|
|
||||||
}
|
}
|
||||||
|
Loading…
Reference in New Issue
Block a user